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Abstract- In this paper we propose the use of Identity Based
Encryption (IBE) for ensuring a secure wireless sensor network.
In this context we have implemented the arithmetic operations
required for the most computationally expensive part of IBE,
which is the Tate pairing, in 90nm CMOS and obtained area,
timing and energy figures for the designs. Initial results indicate
that a hardware implementation of IBE would meet the strict
energy constraint of a wireless sensor network node.
I. INTRODUCTION
Recent advances in radio and digital electronics have en-
abled system on chip technologies to be developed that will
incorporate sensing, computation and communication. These
devices are known as wireless sensor nodes and are the subject
of very active research at present. It is envisaged [1] that
eventually they will cost considerably less than one dollar,
and hence could be leveraged to provide a distributed wireless
sensor network containing many thousands of nodes. The
characteristics that are attributed to wireless micro-sensors
are that they have limited memory, are very inexpensive, and
have multi-year life spans from a single power source. The
total energy in the power source for the wireless sensor node
would be of the order of 1000 joules. Thus, it is imperative
that the system architecture of the nodes and the network
as a whole should be designed with an aim to minimizing
energy dissipation in all aspects of operation. Furthermore,
we believe that in order for these networks to be deployed
in real applications, it is essential that the issue of security is
solved [2], [3].
We believe that a symmetric key cryptosystem is appropriate
for communication between the nodes, though a pre-installed
system wide symmetric key or pair-wise keys stored on the
devices are not suitable for reasons of security and lack of
memory, respectively. Therefore an asymmetric or public key
system is required to establish the symmetric keys between
individual nodes.
With a traditional approach, if node A wants to communi-
cate with node B, it first has to receive B's digital certificate
before it can send a message. When the two nodes are in direct
radio communication this will mean one transmission from B
to A. In the case of B being out of range of A, the digital
certificate would have to be relayed to A via intermediate
nodes. As the radio is likely to be the main consumer of
energy in the node, it is important to minimize the number of
transmissions. This can be achieved using IBE [4] in which
there is no need for a certificate to bind a node's identity to
its public key, as the node's identity can be used as the public
key.
The remainder of the paper is organized as follows: the Tate
pairing, a key component of IBE, and methods for calculating
it, are discussed in Section II in the context of low energy
hardware implementation. In light of this discussion, descrip-
tions of the hardware units required for the implementation
are outlined in Section III. Finally, conclusions and directions
for future work are presented in Section IV.
II. TATE PAIRING
The Boneh-Franklin scheme is one example of IBE [5].
This approach requires arithmetic on the supersingular elliptic
curve, E, defined over GF(2283) (1), and the Tate pairing for
its implementation.
E(GF(2283)) = Y2+y _ x3 + 1 (1)
The Tate pairing is the map from two points on the elliptic
curve to the multiplicative group (GF(2283x4))*
E(GF(2283))[1] x E(GF(2283x4))[1] - (GF(2283 x4)) * (2)
which has the property of bilinearity. It can be defined as
el(P, Q) = fP(X(Q))2 (3)
where P, Q C E(GF (2283)) [1], fp is a rational function on
the curve such that its divisor (fp) = I(P) -1(0) and X is a
distortion map [6]. Such large finite fields are required as the
discrete logarithm problem must be hard to solve in the field
that the pairing maps to.
It is well known that the Tate pairing is the most computa-
tionally expensive operation in an IBE algorithm, therefore in a
wireless sensor node, it should be implemented in hardware in
order to reduce the amount of energy required to compute the
pairing. The pairing can be calculated using Miller's algorithm
[7], and improvements have recently been proposed to reduce
its cost in terms of its execution time [6], [8], [9], [10]. We
are currently implementing the algorithm [9], [10], as it is
the most amenable to a low energy hardware implementation
, since it is in characteristic two and has a regular structure
which maps well to hardware (see Algorithm 1).
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XMOM)Q9922 X283-1 19]Algorithm 1 Algorithm for calculating
P= (xp,yP),Q =(Xq,Yq)
C(z) C3X3 +C2X2 +C,X +Co = 0
fori 1 to 283 do
z 2 _2XP X%~yp 2Y
Z =p +Xq,ml = XpXq
w z + ml + yp + yq+
m2 = COW,m3 = (C2 + C3) (Z +1)
m4 = (C1+ C2 + C3)W
m5 = (Co+ C2 + C3)(W + Z +1)
m6 = C3 (Z + 1)
m7 = (C + C2)(W + Z +1)
Co = m2 +m3 + C3
C1 = m2 + m4 +m5 +m6 + Co +
C2 = m2 +m4 +m5 +m7+Cl
C3 = m4 +m7 + C2
q -2283 -1q-q
2283-1Yq Yq
end for
return C(X) = C(X)22X2831
III. ARITHMETIC OPERATIONS
All operations that are used for the various algorithms in this
paper take place in binary extension fields; either GF(2283)
or GF(2283x4). From algorithm 1 we have identified the
arithmetic operations that are required as addition, multipli-
cation, and inversion in both fields. In addition, a circuit is
required to perform the squaring operations in GF(2283), and
exponentiation in GF(2283x4).
In the subfield GF(2), addition is carried out using modulo
two arithmetic, and hence can be performed in hardware
using an XOR gate. Addition is equivalent to subtraction in
GF(2). Also, multiplication is performed using an AND gate
in hardware.
The polynomial basis representation is used for the elements
of the two finite fields. The irreducible polynomials which
generates the fields GF(2283) and GF(2283x4) are,
f(x) x283 +±9119 +x 97 +x 93 +
P(x) 4 ±x+ 1(4)
and are defined over GF(2) and GF(2283), respectively.
A. Addition
Addition in a binary extension field is trivial to implement
in hardware. It is an array ofXOR gates, one for every two bits
of the operands that are to be added. As the circuits are much
smaller in area and energy consumption than the circuits for
the other operations outlined in this paper, their contribution
to the overall energy and timing figures for the Tate pairing
are neglected.
B. Multiplication in GF(2283)
The aim of this work is to reduce the energy consumption
of the circuits that are implemented to carry out the various
operations. As we are implementing our design in 90 nm
CMOS and due to the preeminence of static energy over
dynamic energy consumption when using deep sub-micron
technologies, it would be best if the operation could be
preformed as fast as possible. This would then mean that the
circuits could be powered off when not in use, hence static
energy is saved at the cost of greatly increased area. A fast
bit-parallel multiplier is approximately 300,000 gates in area.
This would be prohibitive in terms of manufacturing cost for
a wireless sensor node.
Thus, a bit-serial approach to designing the multiplier is
warranted. Multiplication is to be performed using the mod-
ified shift-register (MSR) multiplier [11] which has superior
low energy attributes compared to the standard shift-register
due to its early exit mechanism as outlined below.
The MSR multiplier is based on the following observation
for A(x), B(x), C(x) C GF(2283).
C(x) = A(x)B(x)
= (b282X282A(x) (mod f (x))) + ...
+ (b,xA(x) (mod f (x))) + (boA(x) (mod f (x)))
(5)
C(x) can be calculated using a shift and add algorithm where
the first partial product is boA(x). B(x) is then shifted right
one bit while at the same time A(x) is multiplied by x and
reduced mod f (x). It is added to the previous product if bi
is equal to 1. The algorithm will terminate when the value
of the right shift register is equal to zero (see Algorithm 2).
This is the early exit mechanism referred to above, as it could
finish after one clock cycle or 283 clock cycles. The datapath
circuitry is shown in Fig. 1. We use a right shift and linear
feedback barrel shift registers to improve the performance of
the circuit. Two, three, four or five consecutive zero bits are
searched for, and the registers shifted accordingly. Five bits
is considered the optimum choice, as for each bit searched
there is a cost of approximately 400 gates, and the probability
of five zeros is 1 which is quite high. When the system is
complete we will implement clock tree gating at a higher level
to reduce the energy being dissipated on the clock nets.
Algorithm 2 Multiplication in GF(2283)
Require: C(x) = A(x)B(x) (mod f (x))
C(x) = 0
while B(x) :t 0 do
C(x) = C(x) + boA(x)
right shift B(x)
A(x) = xA(x) (mod f (x))
end while
C. Multiplication in GF(2283x4)
Multiplication in GF(2283x4) is performed using a parallel
design which contrasts with the serial approach taken for
GF(2283). We have done this as the node should be as
inexpensive as possible, hence resource reuse should take
place at the higher level. As the multiplication in GF(2283) is
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BFig. 1. Datapath circuit for the multiplier in GF(2283)
required for the calculation of the Tate pairing, it can be used
to perform the multiplication in GF(2283x4). This sharing of
resources will lead to a decrease in the monetary cost of the
system.
If normal polynomial multiplication for the two elements is
employed, and the terms reduced mod p(x), then this would
result in sixteen multiplications in GF(2283). However, using
Karatsuba's algorithm[12] this figure can be reduced. The two
operands A(x), B(x) C GF(2283x4) are written as,
A(x) = x2(a3X+ a2) +(aix + ao) x2Ah+ Al
B(x) = x2(b3X + b2) + (bix + bo) x2Bh + B1
and the partial products are,
Di = A1B1
D2 =(Al + Ah)(Bl + Bh)
D3 = AhBh
and hence,
C(x) = A(x)B(x) = (x2Ah + Al)(x2Bh + Bl)
= x4AhBh + X2 AhBl + x2AlBh + A1B1
= x4D3 +x2(D2-D -D3)+ D1
(6)
(7)
(8)
Karatsuba's algorithm can be applied recursively to Dl, D2
and D3 and the values for Dl, D2 and D3 substituted into
(8). The resultant equation is reduced mod p(x) and this leads
to the following coefficients for C(x);
Co = a2b2 + (a, + a3)(bi + b3) + aobo + a3b3 + alb1
cl = (a2 + a3)(b2 + b3) + (a1 + a3)(b1 + b3)
+ (ao + al)(bo + b1) + aobo
c2 = (a2 + a3)(b2 + b3) + a,b, + (ao + a2)(bo + b2) + aobo
C3 = aobo + (ao + al)(bo + bi) + albi + (ao + a2)(bo + b2)
+ (ao + a2 + a, + a3)(bo + b2 + bi + b3)
+ (a, + a3)(b, + b3) + a2b2 + (a2 + a3)(b2 + b3)
(9)
From (9) it can be seen that nine multiplications and twenty
two additions are required in GF(2283).
The datapath circuitry is shown in Fig. 2. The datapath
width is 283 bits wide. As well as using the MSR multiplier
which improves upon energy consumption, reductions can also
be achieved by holding wires at a constant value when not in
Fig. 2. Datapath circuit for the multiplier in GF(2283X4)
use, and hence reducing dynamic energy dissipation. This is
accomplished through the signals enaddlO and enaddl2 (not
shown), which gate the inputs and the combinational logic,
respectively. Clock tree gating is used at a higher level to
reduce the energy being dissipated on the clock nets. The
MSR multipliers clocks are gated with their "done" signals.
This technique take advantage of the early exit of the MSR
multipliers due to their structure.
D. Squaring
The bit-serial multiplier described in Section Ill-B could be
used for squaring, but as squaring is used 283 times in each
loop and in the inversion circuitry, this is not the optimum
choice. Instead, we have implemented a bit-parallel squaring
circuit which does not require a significant amount of area (see
Table I). In our architecture there are two squaring circuits that
operate in parallel.
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E. Exponentiation
The only exponentiation that is required is a = a22 where
a, /3 C GF(2283x4). This is also known as the Frobenius map.
The exponentiation is as follows;
22833
I: aixi)
i=O
3
E 2283 (i2)283
i=O
3
E: aix 2 8 (mod p(x))
i=o
(10) Fig. 3. Datapath circuit for the inverter in GF(2283)
'1 can now be decomposed using (14) and (15)
For a proof see [13]. Due to the fact that x24
it can be seen that /3,
3
bizx = (ao+ a,) + (a2+ a3)X+ a,X2 + a3X3 (11)
i=O
/3,
2283 2 (/2283 -1 1)2
o2283- 1 1 (/2141 1-) (/32141
1242 -1 (/32140 1)2
o2141-1
82t
The Frobenius map can therefore be implemented in hardware
with two additions in GF(2283) and reordering of the coeffi-
cients.
o71-1
o236- 1
F Inversion in GF(2283)
The technique for inversion for C GF(2283) is based on
Fermat's little theorem (12). We have used this method as it
allows reuse of the squaring and multiplication circuits.
2831 1 1(mond f(x)).
/2 35- 1
18- 1
17 -
/2
(12)
This means that 2283-2 _ 1 (mod p(x)) and therefore
/2 -2 is the inverse of/. The inverse of can be calculated
with the square and multiply technique using the following
observations;
-1 /32283 2 21/22/323 2282 (13)
(((/3)2/3)2/3)2 ... )2
This algorithm requires 282 squarings and 281 multiplications
in GF(2283). From Section Ill-B and III-D, it can be seen that
multiplication in GF(2283) is a very expensive operation in
terms of time and energy. It would be beneficial to reduce the
number of multiplications. This can achieved using the tech-
niques of Itoh and Tsujii [14] where the following recursive
formula is used to reduce the number of multiplications. When
n is odd
29-1
251
31
o29 I
1
1
1
1
1
1
1
1
1
(8270 1) (8270_
(/235 -1) (3235_
/3(/234 1)2
(/217 1) (/3217_
/3(/3216 1)2
(/28-1)
(/324 1)
(/22 _1)
20
(/328
(/324
(/322
141
-1)2
270
1)
235
(16)
217
-1)
-1 28
2
-1)
22
1)
Therefore only 11 multiplications and 283 squarings are
required to obtain the inverse of /.The datapath circuitry is
shown in Fig. 3.
G. Inversion in GF(2283x4)
Fermat's little theorem (12), [15] can also be used to get
the inversion of an element a C GF(2283x4)(see Algorithm
3). Again, this approach has been used to reduce area, whilst
achieving maximum performance in terms of energy and time
per operation. If the general case a C GF(2fl) is considered
then the inverse is
/2- 1 1= (32 2
2 2
1) /3-2132 -1
and when n is even
2n-1 >(/23 2)22-1= (22 ) 2~~1
(14) a-
1 = a2 _2 =2J2l (2 _1)1
r (2n-2)+r-1 = (ar)-1 ar-1
(17)
where r = 2nm12 The technique is based on the fact that
(15) ar C GF(2n), Va C GF(2nm) (18)
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3
E bizx
i=O
x (mod p (x)) ,
]
Algorithm 3 Inversion in GF((20)m)
Require: m = a-1
ar-1
a r = ar-la
(ar)- 1(ar) lar 1
When working in the field GF(2283 x 4) the first stage of the
inversion in algorithm 3 is obtained by the following equations.
If we let
(19)r -1 = 2283 + (2283)2 + (2283)3
3 = a
r-1 a2283+(2283)2+(2283)3
where a, e GF(2283x 4) this can be rewritten as
23) 2283
j (( 2283a)22
(20)
(21)
Three 2283 exponentiations (see Section III-E) and two mul-
tiplications in GF(2283x4) (see Section III-C) are required
to perform this operations. The next stage is multiplication
in GF(2283x4). As ar C GF(2283), (Or)-1 is an inversion
in GF(2283), and finally the last step is multiplication in
GF(2283x4). The datapath circuitry is shown in Fig. 4.
IV. CONCLUSION
The primitives were implemented in VHDL and synthesised
targeting a 90nm library. Power measurements were taken
using the PrimePower tool from Synopsys. All circuits in
our design operate at 250MHz. From an analysis of the
algorithm we are implementing (see Algorithm 1), and using
the results given in Table I, it is estimated the Tate pairing
would require 18.36 ,uJ. Given that the Tate pairing is the
most computationally expensive process in IBE, we believe
that this figure is appropriate in the context of meeting the
extremely restrictive energy constraint of a wireless sensor
node. We estimate the time taken to compute the pairing to be
0.84 ms, this compares favourably with the latency estimate
of 1.48 ms presented in [16]. In our future work we will
integrate these arithmetic primitives into a low energy, low
cost implementation of the Tate pairing.
TABLE I
RESULTS FOR GF(2283) AND GF(2283X4) ARITHMETIC PRIMITIVES
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operation area power time/op. energy/op.
(gates) (mW) (ns) (nJ)
mult. GF(2283) 14196 9.78 897 8.77
mult. GF(2283x 4) 162550 88.70 940 83.41
squaring GF(2283) 4167 2.46 4 0.01
inverse GF(2283) 23945 12.15 10769 130.85
inverse GF(2283x4 ) 220625 6.61 14666 970.20
